Next:
List of Figures
Up:
Guide to Synthesis and Design
Previous:
Guide to Synthesis and Design
Table of Contents
Table of Contents
List of Figures
Overview
About This Manual
The Process
Overview
About This Manual
The Process
Tools
Design Entry Considerations
Other Sources of Documentation
User Directory Setup
RTL Verification
Setup Conditions
RTL Verification
Setup Conditions
Generating LogiBloX Primitives
Testbench Requirements
Compiling Simulation
Waveform Analisys and Debbuging
Synthesis
Setup Conditions
FPGA Analyzer
Synthesis Script
XILINX Specific Issues
Startup Block
Internal Global Buffers
Place and Route
Setup
Input Files
Placing and Routing Your Design
Post Place and Route Verification
Setup
Input Files
Post Place and Route Verification
Setup
Input Files
Post Place and Route Verification
Setup
Input Files
System Test-bench File
Scripts
Compilation Script
Simulation Script
Implementation
Bibliography
Implementation
Bibliography
Cryptography and Information Security Laboratory
1998-09-17
